In the packet processing world, usually the goal is to achieve one cache miss throughout the “life of the packet” in the system. Not many know, but in the latest Intel architectures, there is a new feature called “DCA”, which stands for Direct Cache Access.
Continue reading
Zero cache miss – Really ?
Reply